This and support FFT processing of high point and sample rate, and reduce computing complexity without needing multiplication.
Similarly, if a given vector (X, Y) rotates to (Xn, 0), the Vectoring can be expressed as the following equations (5), (6), (7) . The final computing results in formula (6) are the module and argument of initial vector (X, Y).
In this paper, there are two ways to simplify the butterfly computing unit in FFT processing. One is to achieve the
conversion from plane coordinates to polar coordinates through the vectoring and complete the complex multiplication under polar coordinates. The other is to achieve the conversion from polar coordinates to plane coordinate through the Rotation and complete the complex addition under plane coordinates. In the whole butterfly computation, the traditional four multiplication and six addition/subtraction operations are simplified into one addition operation (mode 1) under the polar coordinates and two addition/subtraction operations under rectangular coordinates. In the design of the butterfly computing unit, on the one hand, this paper needs to resolve the delay caused by iteration, and on the other hand, it also needs to deal with the accuracy of modified module because the revising enhance is related to the iterations.
III. SYSTEM DESIGN AND IMPLEMENTATION

A. The Overall Design
The function of butterfly computing unit is shown in approximately carried out by bit shift and addition and subtraction [7] . 
IV. SYNTHESIS AND SIMULATION
A. Synthesis
The parameter in this design is set to a 16 fixed-point.
This design takes Altera EP2C20F484C7 as the target chip and carries out the synthesis and layout and routing on the platform of Quartus II. Its main results are shown in table 2.
From the point of highest-frequency clock this butterfly computing unit simplicity and efficiency on CORDIC algorithm. between this design and those in [9] and the statistical data is and the dotted line represents those in [9] . Obviously, the design has advantage of consuming less resource in high bit.
B. Simulation
And the experiment's data provided a certain reference for further research float butterfly computing unit (in line with IEEE-754 standard).
VI. CONCLUSION
Based on the CORDIC arithmetic, this paper adopts parameterized control system for precision, and raises the throughput with pipeline technique, replaces lookup table of
Trigonometric function with argument generator that makes butterfly computing unit in this design not to rely on its size.
So it supports high point and high sample rate, its each part is designed briefly and its structure is regular, it is easily implemented by using hardware. It has a high processing speed and high throughput and the system is stable .This is a new method of hardware realization in butterfly computing unit.
